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Abstract—A downconversion receiver employing a switch-
based N-path filter with reduced harmonic response around
the third- and fifth- LO harmonics is presented. The N-path
filter is placed in a frequency-translation feedback loop that
is effective at the 3rd and the 5th LO harmonics to mitigate
harmonic downconversion. A pulse-width-modulated LO (PWM-
LO) clocking scheme is used in the feedback upconverter to
reduce the noise injected around the LO harmonic at the input of
N-path downconverter. The compression resulting from blockers
around the 3rd and the 5th LO harmonics is also suppressed as
a result of reduced harmonic response. Compensation of peak
frequency shift of the N-path response due to parasitic input
capacitance is also described.
Index Terms—N-path filter, Harmonic Response
I. INTRODUCTION
A switched-capacitor N-path circuit [1] can be employed
for filtering an RF signal as well as a passive downcon-
verter. Switch-based implementations of such filters have been
demonstrated in recent literature, e.g., [2]. N-path filters can
provide a high effective quality factor, a high dynamic range
and a tunable response, in addition to being scalable with
process technology [3].
A known limitation of a switch-based N-path filter is that in
addition to downconverting signals around the desired center
frequency, the circuit also downconverts signals located around
harmonics of the center frequency. An approach to reduce
the harmonic response employing a PWM representation of
a sinusoidal clock was shown in [4]. An N-path filter with a
fundamental response at fLO that employs rectangular clocks
requires a primary clock frequency of NfLO. With PWM
clocks, the primary clock frequency is MNfLO, where the
degree of harmonic suppression improves with increasing M .
For N = 4 and M = 4, the approach effectively removes
harmonic response up to nearly 8 × fLO as shown in [4]. A
challenge of the approach is the requirement for high PWM
clock frequency, which can limit the achievable harmonic
suppression due to narrow pulse-widths.
Mixer-first receivers that provide cancellation of LO har-
monic responses at the receiver output have been demonstrated
in prior literature [5]–[7]. The goal of this work is to provide
harmonic response suppression at the input of the N-path
filter, similar to [4], without the requirement for high clock
frequency. A frequency-translation feedback loop is used in
the proposed approach. The use of a frequency-translation
loop for input matching and enhancing out-of-band blocker
performance near the fundamental LO frequency of a receiver
was shown in [8]. Feedback-based interference-rejection in a
broadband channelizer using reconfigurable harmonic rejection
mixers in the feedforward and feedback paths for suppression
of harmonic LO levels was described in [9].
In this work, an eight-phase, N-path receiver that suppresses
the response around the 3rd and the 5th harmonics of the
fundamental LO frequency, fLO, at the RF input is proposed.
The design employs capacitive baseband loads. The N-path
filter by itself provides a bandpass response at the fundamental
LO frequency and all odd harmonics of the LO, with band-
width determined by the baseband capacitors and the source
resistance [10].
In order to suppress the input response from the harmonics
of the LO, the baseband signal components downconverted by
the 3rd and the 5th harmonics of the LO signal at the output
of the N-path filter, are upconverted in a harmonic-selective
feedback path to the input. The feedback path operates only
around the 3rd and the 5th harmonics. This is ensured by using
a baseband harmonic selective combiner, that selects only
these signal components, and rejects the signal downconverted
by the fundamental fLO. In addition, the feedback path upcon-
verter employs a pulse-width-modulated LO (PWM-LO) with
an ideally zero component around fLO and primary harmonics
at 3fLO and 5fLO [11] [12] as described below.
Suppressing the harmonic response at the RF input also
ensures similar suppression at the baseband output. Combined
with another baseband harmonic rejection stage which se-
lects baseband signals downconverted from the fundamental,
the architecture is shown to provide harmonic rejection of
nearly a two-stage harmonic rejection downconverter [13]
[14]. The filter response at 8kfLO ± fLO is not mitigated
by the architecture, for k ≥ 1, however it assumed that the
inherent attenuation provided by the N-path filter at baseband
is adequate.
The architecture is described in Section II. An approach
for avoiding the frequency-shift in the response caused by a
parasitic input capacitance [15] is also described. Section III
describes simulation-based results and the conclusion follows
in Section IV.
II. OVERVIEW OF THE ARCHITECTURE
The receiver architecture is shown in Fig. 1. The architecture
consists of a main-loop, which provides the N-path filtering
at the input, and the baseband signals, and two harmonic
rejection combiners, one within the loop (HR2), and one
outside the loop (HR1). HR1 selects signals downconverted






















Fig. 1. Proposed N-path receiver with harmonic suppression
Fig. 2. Main loop architectures
around 3fLO and 5fLO. The design of these is described
below.
A. The Main Loop
The main-loop in the proposed architecture employs an N-
path filter, a baseband harmonic rejection stage (HR2) to reject
the fundamental and amplify the 3rd and the 5th harmonics,
and a passive-mixer based upconverter as shown in Fig. 1.
The N-path filter consists of NMOS switches with capacitive
loads at the output, while HR2 is a transconductance-based
harmonic-selection stage, which employs gm-ratios to suppress
or enhance specific harmonics.
HR2 suppresses the baseband signal that is downconverted
from fLO by the N-path filter, but since it uses active devices,
baseband noise, including flicker noise, appears at its output.
It is critical to ensure that this noise does not get translated
to around fLO at the input of the N-path filter, since this
can severely degrade the noise figure of the desired signal
at this frequency. To ensure this, the upconverter employs
a pulse-width-modulated (PWM-LO) that has an attenuated
fundamental LO component, but large and nominally equal
LO components at 3fLO and 5fLO. This clock upconverts
the baseband signal components downconverted by the N-path
filter by these harmonics, while suppressing the upconversion
of baseband noise at the output of HR2 to fLO. Noise com-
ponents around 2fLO and 4fLO at the output of HR2, which
can also be translated to fLO by the PWM-LO are suppressed
by capacitance at the output of HR2. The negative feedback
provided by the loop ensures that a low input impedance
is achieved around the 3rd and the 5th harmonics, thereby
suppressing the signal at this node. The differential nature of
the implementation inherently rejects even harmonics.
While a PWM-LO approach is employed here, it is also
possible to upconvert the baseband signal components from
the N-path filter output to RF using a passive mixer, and
then employ harmonic selection in HR2 to attenuate the
upconverted component around fLO. Doing so avoids the
baseband flicker noise of HR2 from degrading the noise figure
at fLO. However HR2 noise at fLO can directly appear at the
input to the N-path filter. To mitigate this, an HPF is required
in the signal path with a stop-band around fLO and a pass-
band around 3fLO and 5fLO (Fig. 2(b)). This filter needs to be
passive as the use of active devices would contribute additional
device noise at fLO in the filter itself. While an approach such
as [16] can be employed, design of this filter is challenging
since the loop presents a low-impedance at the filter output at
3fLO and 5fLO, and a larger impedance at fLO, which works
against achieving a high-pass response from the filter.
A more subtle issue arises if a passive mixer is directly
connected between the N-path baseband capacitors, and the
inputs of the HR2 devices. The passive mixer cyclically
connects the baseband outputs of the N-path filter to any
one input of the HR2 devices. This leads to charge sharing
between the baseband capacitors of the N-path filter which
should be ideally isolated from each other. This in turn leads
to a frequency shift of the input response of the N-path. This
effect is similar to the frequency shift caused by a parasitic
capacitor at the input of the N-path filter itself, as described
in [15].
For the above reasons, the approach of Fig. 2(a) is employed
in the proposed design.
1) N-Path Filter Design: The main-loop in the proposed
architecture employs an N-path filter with eight-phase rect-
angular, non-overlapping clocks. The switches are loaded by
capacitors CBB and the baseband outputs Vb1 − Vb8 are
observed across these capacitors (Fig. 3(a)).
It has been observed that the fundamental response at
the Vrf node in Fig. 3(a) shifts left due to the parasitic
capacitance Cin at the Vrf node [15] as shown in Fig. 3(b), for
different values of Cin. This frequency-shift appears because
Cin correlates the charge held on baseband capacitors across
phases P1 − P8. To compensate for the left shift of the peak
due to Cin, the circuit shown in Fig. 3(a) is proposed. A
toggling capacitor CX is applied to the outputs Vb1 − Vb8.
CX is connected across CBB , with alternating polarity as
the clock progresses from P1 to P8. The capacitor resets the
residual charge held by Cin at the start of each pulse phase,
thus preventing frequency shift.1
As shown in Fig. 3(c), as CX increases for Cin = 0, the
fundamental response at Vrf shifts to the right of fLO. For
a non-zero Cin, the frequency response of the N-path can be
centered accurately around fLO, by choosing appropriate value
of CX . The use of CX also provides loss at the input, which is
used to achieve input matching instead of an input resistance.
A similar approach as the above, which is used to compen-
sate the impact of Cin, can also be employed to compensate
the impact of the parasitic capacitance at the output of the
passive mixer in the approach of Fig. 2(b). However, a very
large value of CX may be required in that case, which leads
to excessive attenuation at the input of the N-path filter.
2) Baseband Harmonic Rejection Combiner (HR2): The
outputs of the N-path downconverter at baseband are com-
bined using the harmonic rejection combiner (HR2), which is
designed to reject the fundamental while amplifying the 3rd
and the 5th harmonics. The harmonic rejection is performed
before upconverting the 8 baseband signals, using baseband
gm cells with ideal gain ratios of −1 :
√
2 : −1, implemented
in practice using integer ratios of 5 : 7 : 5. The output of HR2
is fed to the upconverter, the output of which is fed back to
the RF input of the N-path filter. Since the upconverted signal
does not consist of a component around the LO fundamental,
the feedback-loop is ineffective at this frequency, and has an
1This correction is not fundamental to the functioning of the receiver loop
itself, but is beneficial for centering the frequency response.
Fig. 3. (a) N-path filter with peak compensation (b) Frequency response of
voltage Vrf for a 0 dBV peak input Vin with CX = 0 (c) Frequency response
of voltage Vrf for a 0 dBV peak input Vin with Cin = 0
ideal loop-gain of zero. On the other hand, the gain of HR2 at
the 3rd and the 5th harmonics ensures an open-loop gain given
by the product of the downconversion and upconversion paths.
Figure 4 represents the circuit used for implementing the
harmonic rejection mixer. The inputs to gain coefficients g1
and g3 are rotated by ±135o compared to the inputs of g2 to
suppress the fundamental harmonic.
3) Noise Suppression Using PWM Upconverter: As noted
above, while HR2 rejects the signal component at fLO, it
introduces baseband flicker noise at its output due to the use of
active devices in the design. The response of the upconverter
around fLO is suppressed by using a PWM-LO clock.
The PWM-LO waveform in the time-domain and its fre-
quency response is shown in Fig. 5. The PWM-LO is
divided into two pulse sequences, corresponding to the
positive and negative polarity of the time-domain wave-
form. The PWM upconverter consists of two switch banks
driven by either the positive or negative pulse sequence.
For example, PWMp1 in Fig. 4 represents all the positive
pulses in the PWM waveform shown in Fig. 5(a). PWMp2
(Fig. 4) is synthesized by shifting PWMp1 by one period
of the primary clock (1/(8fLO)). All the mixer outputs
clocked by PWMp1, PWMp2, . . . , PWMp8 are combined
and applied to the positive input of the N-path. Similarly,
PWMn1 in Fig. 4 represents all the negative pulses in
the PWM waveform shown in Fig. 5(a). PWMn2 is syn-
Fig. 4. HR2: Harmonic Rejection Combiner and PWM-LO upconverter to suppress fundamental in the feedback path
Fig. 5. PWM - LO (a) PWM waveform (b) Spectrum
thesized by shifting PWMn1 by one period of the pri-
mary clock (1/(8fLO)). All the mixer outputs clocked by
PWMn1, PWMn2, . . . , PWMn8 are combined and applied
to the negative input of N-path.
An approach for generating high-frequency PWM clocks
is described in [11]. The approach uses a voltage-controlled
delay line (VCDL) within a delay locked loop (DLL), and can
be employed here.
B. Baseband Harmonic Rejection Combiner
A harmonic rejection combiner (HR1) is used to com-
bine the 8-phase baseband signals and provide differential
quadrature outputs {IP ,IN} and {QP ,QN}. The baseband
combiner uses a 1 :
√
2 : 1 combiner [17], employing suitably
scaled transconductance (gm) cells (12:17:12 in this case).
The outputs of the gm cells are applied to transimpedance
amplifiers (TIAs), that convert the current outputs of these gm
cells to voltages.
Fig. 6. Harmonic response at baseband for default N-path and main-loop,
fLO = 500 MHz
The feedback loop provides rejection of the harmonic re-
sponses around 3fLO and 5fLO at the RF input, and at the
baseband outputs of the N-path downconverter. The use of
HR1 provides effectively a second-stage of harmonic rejection.
III. SIMULATION RESULTS
Simulations of the proposed architecture of Fig. 1 are
shown below. The design is simulated and verified using a 65-
nm commercial CMOS process, which includes the complete
device model. The design employs an 8-phase clock with fLO
= 500 MHz. The harmonic responses at the baseband of an
N-path filter by itself, and for the main-loop shown in Fig. 1
are shown in Fig. 6. The input frequency is swept from 300
MHz - 3 GHz and the frequency-translated output at baseband
is observed. The baseband components downconverted from
3fLO and 5fLO can be seen to be reduced to nearly 20 and
25 dB relative to the component from fLO, respectively, with
the feedback loop, compared to approximately 3 dB and 6 dB
respectively for the N-path filter by itself.
Fig. 7. Harmonic response at input of receiver for default N-path and main-
loop, fLO = 500 MHz
Fig. 8. Harmonic Rejection Ratio at the 3rd and the 5th harmonics for
proposed architecture and N-path + HR1
The RF response for the above two cases is compared in Fig.
7. The default N-path filter exhibits downconversion from all
odd harmonics of fLO, while the main-loop shows a response
only at fLO, and thus resembles an ideal BPF. The floor of
the response is set by the switch resistance.
Harmonic rejection at the 3rd and the 5th harmonics is
shown in Fig. 8. The proposed architecture has effectively
a second-order harmonic rejection at the 3rd and the 5th
harmonics, where as the combination of the N-path with
HR1 has only first-order harmonic rejection. The second-order
harmonic rejection is due to the suppression of the 3rd and
the 5th harmonics at the input of the N-path filter. A total
harmonic rejection of approximately 50-60 dB is observed in
the proposed architecture.
Simulated noise figure and S11 at fLO = 500 MHz are 6.5
dB and -15 dB respectively. The 3-dB blocker compression
point, B3dB, is simulated by observing the blocker level
around 3fLO and 5fLO which reduces the small-signal gain
at fLO at the output of HR1 by 3dB. For the proposed
architecture the B3dB resulting from the 3rd and the 5th
harmonics of fLO is +2.1 dBm and +8.4 dBm respectively.
The B3dB for N-path + HR1, without the feedback loop, is
-6.5 dBm and -3.4 dBm respectively.
IV. CONCLUSION
A harmonic suppressing N-path filter that employs a a har-
monic selective combiner in the feedback path with a PWM-
LO based upconverter is proposed. A baseband harmonic
combiner is employed with the feedback loop at the output
of the N-path filter, to select the desired signal from the
input spectrum. The HRM in the feedback generates the 3rd
and the 5th harmonics responses, which effectively attenuates
the harmonic responses observed at these frequencies at the
input of the N-path filter. Due to this attenuation, the design
operates as a second-order harmonic-rejection downconverter.
Simulation results using commercial 65-nm CMOS devices
are presented.
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